

LAURENCE W. NAGEL
Omega Enterprises Consulting
251 Stanford Avenue
Kensington, CA 94708
(510) 558-0842

lwn@omega-enterprises.net

SUMMARY

Electrical Engineering Consultant with over 35 years experience in integrated circuit simulation and design. Developed the SPICE circuit simulation program at UC Berkeley and the ADVICE circuit simulation program at Bell Laboratories. Technical strengths include analog circuit design, circuit simulation, semiconductor device modeling, and integrated circuit processing technology. Other strengths include project management, communication, and leadership skills emphasizing team building.

EDUCATION

PhD, EECS, 1975, University of California, Berkeley, CA
Research Advisor: Donald O. Pederson.
Thesis title: *SPICE2: A Computer Program to Simulate Semiconductor Circuits.*

MS, EECS, 1971, University of California, Berkeley, CA
Research Advisor: Ronald A. Rohrer.
Report title: *Computer Analysis of Nonlinear Circuits, Excluding Radiation (CANCER)*

BS, EECS, 1969, University of California, Berkeley, CA
Graduated with honors.

EXPERIENCE

2008 - present **Omega Enterprises Consulting, Kensington, CA**
President

Relocated Omega Enterprises to California to continue to provide consulting services in the areas of analog and RF circuit simulation, semiconductor device modeling, and analog and RF integrated circuit design, providing assistance in the assertion and interpretation of patents and trade secrets involving semiconductor devices and circuit design techniques, and serving as an expert witness in patent and trade secret litigation. Client list is available upon request.

1998 - 2008 **Omega Enterprises, Randolph, NJ**
Proprietor

Founded Omega Enterprises to provide consulting services in the areas of analog and RF circuit simulation, semiconductor device modeling, and analog and RF integrated circuit design, providing assistance in the assertion and interpretation of patents and trade secrets involving semiconductor devices and circuit design techniques, and serving as an expert witness in patent and trade secret litigation. Client list is available upon request.

1996 - 1998 **Anadigics, Inc. Warren, NJ**
Director, Technology Development

Responsible for device characterization, device modeling, and circuit simulation efforts for both internal GaAs MESFET processes and external foundry GaAs MESFET processes, silicon CMOS processes, and exploratory processes.

- Managed a team of 10 engineers to provide device characterization, device modeling, and circuit simulation capabilities for all Anadigics technologies.
- Participated in a team effort to import a suite of CMOS design tools to develop a frequency synthesizer that was operational on the first turn.

1995 - 1996 **Anadigics, Inc. Warren, NJ**
Manager, Circuit Simulation

Responsible for device characterization, device modeling, and circuit simulation efforts for Anadigics GaAs MESFET processes.

- Managed a team of 4 engineers to support device characterization, device modeling, and circuit simulation for Anadigics GaAs MESFET processes.
- Participated in a team effort to identify and characterize device anomalies observed in Anadigics GaAs MESFET processes.

1991 - 1995 **AT&T Microelectronics, Allentown, PA**
Technical Manager, TCAD Product Development Group

Managed the deployment of Technology CAD Tools to AT&T customers and support of two and three-dimensional interconnect simulation tools.

- Managed a team of 10 software engineers to develop alpha and beta versions of the Celerity analog simulation tool.
- Participated in a team effort to implement a quality system for the department in the successful effort to achieve ISO 9001 certification.

1989 - 1991 **AT&T Intellectual Property Division, Liberty Corner, NJ**
Intellectual Property Manager

Reviewed the technical merits of AT&T patents. Performed financial analyses of competitors. Responsible for reverse engineering of competitors' products to establish possible use of AT&T patents. Member of a team to negotiate patent licenses.

- Negotiations with two major semiconductor companies.
- Negotiated equipment contracts with Nippon Telephone & Telegraph.

1984 - 1989 **AT&T Bell Laboratories, Murray Hill, NJ**
Supervisor, High Speed Analog IC Group

Managed the design of prototype analog circuits, high frequency device modeling, final process testing, and computer aided design support. Supervised eight engineers.

- Designed high-speed analog circuits for submicron technologies.
- Supported work in noise measurements and s-parameter characterization.
- Assisted the Final In-Process Testing effort.

1979 - 1984 **Bell Laboratories, Murray Hill, NJ**
Supervisor, Device Characterization and Simulation Aids Group

Managed development of circuit simulation, device modeling, and technology characterization.

- Provided support for the ADVICE circuit simulation program.
- Supported development of the BICEPS process simulation program.
- Participated in the development of a compact model for bipolar transistors that included quasi-saturation effects in the Gummel-Poon bipolar model; this model later would become known as the Kull-Nagel model.

1974 - 1979 **Bell Laboratories, Murray Hill, NJ**
Member of Technical Staff, Device Characterization
and Simulation Aids Group

Developed circuit simulation tools.

- Developed the ADVICE circuit simulation program.
- Participated in the development of the CSIM compact model for MOSFETS.
- Assisted circuit designers in applying ADVICE to the design of analog circuits, dynamic memories, and microprocessors.

IEEE PROFESSIONAL ACTIVITIES

IEEE Fellow (2005 - present)

IEEE Senior Member (2003-2004)

IEEE Member (1975 - 2002)

IEEE Behavioral Modeling and Simulation Conference (2007 - present)

- Member of Technical Committee (2007-present)
- Technical Program Chair (2007)
- General Conference Chair (2008)

IEEE Electron Device Society Distinguished Speaker (2006 - present)

IEEE Custom Integrated Circuits Conference (2001 - present)

- Member of Technical Program Committee (2001-present)
- Chair, Modeling and Simulation Subcommittee (2002-2005)
- Co-chair, Education Sessions Committee (2005)
- Chair, Education Sessions Committee (2006-2007)

IEEE Bipolar Circuits and Technology Meeting (2001 - 2007)

- Member of Technical Program Committee (2001-2007)
- Chair, Modeling and CAD Subcommittee (2006-2007)

IEEE Consultants Network of Northern New Jersey (1998 - present)

- Secretary (1999-2001)

TECHNICAL PUBLICATIONS

- L. W. Nagel, "CANCER: Computer Analysis of Nonlinear Circuits Excluding Radiation," Masters Report, Dept of EECS, Univ of California, Berkeley, CA, December 11, 1970.
- R. A. Rohrer, L. W. Nagel, R. Meyer, and L. Weber, "CANCER: Computer Analysis of Nonlinear Circuits Excluding Radiation," 1971 *IEEE Intl Solid-State Circuit Conference*, Philadelphia, PA, February 18, 1971, pp. 124-125.
- L. Nagel and R. Rohrer, "Computer Analysis of Nonlinear Circuits, Excluding Radiation (CANCER)," *IEEE J Solid-State Circuits*, Vol SC-6, No 4, August 1971, pp. 166-182.
- R. Rohrer, L. Nagel, R. Meyer, and L. Weber, "Computationally Efficient Electronic-Circuit Noise Calculations," *IEEE J Solid-State Circuits*, Vol SC-6, No 4, August 1971, pp. 204-213.
- R. F. Althaus and L. W. Nagel, "NIM Fast Logic Modules Utilizing MECL III Integrated Circuits," *IEEE Nuclear Science Symposium*, San Francisco, CA, November 3-5, 1971.
- L. W. Nagel and D. O. Pederson, "Simulation Program with Integrated Circuit Emphasis (SPICE)," presented at *16th Midwest Symp on Circuit Theory*, Ontario, Canada, April 12, 1973 and available as Memorandum No ERL-M382, Electronics Research Laboratory, College of Engineering, University of California, Berkeley, CA.
- R. G. Meyer, L. Nagel, and S. K. Lui, "Computer Simulation of 1/f Noise Performance of Electronic Circuits," *IEEE J Solid-State Circuits*, Vol SC-8, No 3, June 1973, pp. 237-240.
- S. H. Chisholm and L. W. Nagel, "Efficient Computer Simulation of Distortion in Electronic Circuits," *IEEE Trans on Circuit Theory*, Vol CT-20, November 1973, pp. 742-745.
- L. W. Nagel, "SPICE2: A Computer Program to Simulate Semiconductor Circuits," PhD dissertation, Univ of California, Berkeley, CA, May 9 1975 and available as Memorandum No ERL-M520, Electronics Research Laboratory, College of Engineering, University of California, Berkeley, CA.
- L. W. Nagel, "When is Circuit Simulation an Aid to Circuit Design," *1980 ISCAS Conference*, Houston, TX, April 27, 1980.
- L. W. Nagel, "ADVICE for Circuit Simulation," *1980 ISCAS Conference*, Houston, TX, April 28, 1980.
- S. Liu and L. W. Nagel, "Small-Signal MOSFET Models for Analog Circuit Design," *IEEE J Solid-State Circuits*, Vol SC-17, No 6, December 1982, pp. 983-998.
- G. M. Kull, L. W. Nagel, S-W. Lee, P. Lloyd, E. J. Prendergast, and H. K. Dirks, "A Unified Bipolar Device Model," *Intl Electron Device Meeting 1983*, Washington, D.C., December 5-7, 1983, pp. 75-78.
- W. Fichtner, L. W. Nagel, B. R. Penumalli, W. P. Petersen, and J. L. D'Arcy, "The Impact of Supercomputers on IC Technology Development and Design," *Proc IEEE*, Vol 72, No 1, January 1984.
- G. M. Kull, L. W. Nagel, S-W. Lee, P. Lloyd, E. J. Prendergast, and H. K. Dirks, "A Unified Circuit Model for Bipolar Transistors Including Quasi-Saturation Effects," *IEEE Trans on Electron Devices*, Vol ED-32, No 6, June 1985.
- C. C. McAndrew and L. W. Nagel, "SPICE Early Modeling," *1994 Bipolar/BiCMOS Circuits and Technology Meeting*, Minneapolis, MN, October 10-11, 1994, pp. 144-147.
- C. C. McAndrew and L. W. Nagel, "Early Effect Modeling in SPICE," *IEEE J Solid-State Circuits*, Vol 31, No. 1, January 1996, pp. 136-138.