Is It Time To Rethink the SPICE Input "Language?"

Laurence W. Nagel Omega Enterprises Consulting

Presented at MOS-AK Workshop Berkeley, CA December 12, 2014

Simulation Program with Integrated Circuit Emphasis (SPICE)

IEEE MILESTONE IN ELECTRICAL ENGINEERING AND COMPUTING

SPICE (Simulation Program with Integrated Circuit Emphasis), 1969–1970

SPICE (Simulation Program with Integrated Circuit Emphasis) was created at UC Berkeley as a class project in 1969-1970. It evolved to become the worldwide standard integrated circuit simulator. SPICE has been used to train many students in the intricacies of circuit simulation. SPICE and its descendants have become essential tools employed by virtually all integrated circuit designers.


February 2011

333

Simulation Program with Integrated Circuit Emphasis (SPICE)

- SPICE is a computer tool that allows an engineer to simulate a circuit (predict how a circuit will work without building and testing the circuit)
- The input is a circuit schematic, or a netlist describing the schematic in textual form
- The output is whatever circuit voltages and currents the engineer wants to know
- SPICE works for dc, ac and transient timedomain analysis

SPICE Schematic - Circa 1974



12/12/2014

SPICE Netlist - Circa 1974


```
DIFFPAIR CKT - SIMPLE DIFFERENTIAL PAIR
VIN 1 0 SIN (0 0.1 5MEG 5NS) AC 1
VCC 8 0 12
VEE 9 0 -12
Q1 4 2 6 ONL
Q2 5 3 6 QNL
RS1 1 2 1K
RS2 3 0 1K
RC1 4 8 10K
RC2 5 8 10K
Q3 6 7 9 QNL
Q4 7 7 9 QNL
RBIAS 7 8 20K
.MODEL ONL NPN (BF=80 RB=100 CCS=2PF TF=0.3NS TR=6NS CJE=3PF
+ CJC=2PF VA=50)
. END
```

SPICE Output - Circa 1974

	2.	CL+3000.5	00+30C0*+	6. J J J F + J O	.C • P	2Ú+302C*P	10+3600*1
-\$-\$C00	5-1495+00			· · · · · · · · · · · · · · · · · · ·			
10-101 10-101	5.2154-00 5.2154-00			•••			••••
50-300 50-300	5-5245		•••				
0.15-04	00+359-5						
80-800				•			
80- KO	CO-35 51 - 1						
		ļ 					
	00-2754-7		 		· · .		
10-01-01-01-01-01-01-01-01-01-01-01-01-0					••••		
10-10-10-10-10-10-10-10-10-10-10-10-10-1	00-365-9			•			
10-36-01	00-5121-9		 	•			
000-01	00-31-61-5	 		•			
			•••				
10-101			•	. 			
10-300 10-300							·
10-505	00+2122+4						
10-10	5.2525-40			•••			
526-07	5.7375+20		• • • •	••••			
10-11	0.43454.0			• • • • • •			
10-300	5.7635+00 5.7635+00			•			
10-35-07	6.7375+00 5.7275+00 5.3175+00				.•.		
10-10	2.45 35+00 4.7715+00			•	•••		
10-5-51	6-12 5-100 6-12 5-100			•			
50-101 501-01	0043580.5			•			
10-50	00+3-12*4 00+3-12*4		•	•			
10-90	00-100-1		. 				
10-101	00-100-5		•••				
0005-01 0005-01	3. 4 4 15 - 00 3. 4 4 15 - 00			 			
505-07	00+3201*4 00+3201*4						
10-10-11	00-5465.4						¦
10-202	5.2212-00 5.2212-00			•			
10-30-22	5. 44 12 400 5. 44 44 40			•			• • • • •
	5.25 12 00 1.42 15 10 1.42 15 10			•			
1 3- 2: 10	C1					And and a support of the local division of t	


12/12/2014

PSPICE Schematic - Circa 2014



12/12/2014

PSPICE Output - Circa 2014



What Is Missing In A Spice Circuit Description?

- Physical (Mask) Design Intent
 - Proximity of transistors, nodes that are sensitive to capacitance, lines that need to be shielded
- Electrical Design Intent
 - What function(s) the circuit is intended to perform
 - Why this particular topology was chosen to perform this particular function(s)

Physical Design Intent

Captures the intent of the designer about the mask layout

- Proximity of devices to achieve matching
- Which devices require common centroid layout
- Which devices must be located far away from each other to prevent thermal feedback
- Which nodes are sensitive to capacitance
- Which signals must be shielded to prevent noise or crosstalk

Physical Design Intent

- Typically appears as "annotated schematics" which are notes scrawled electronically on a schematic
- The is no "standard" way of specifying physical design intent in a machinereadable form
- Perhaps what is needed is a textual language for describing physical design intent

Layout Extraction and LVS Tools

- Layout extraction provides a SPICE netlist with all parasitic capacitances, resistances, and inductances
- LVS compares the layout netlist to the original netlist to correct layout
- Simulating the post-layout netlist will determine if the circuit as fabricated will function as intended

Layout Extraction and LVS Tools

- Extraction and LVS tools cannot ascertain if the layout fulfills the physical design intent
- Extraction and LVS tools cannot tell you why the post-layout and pre-layout simulations differ
- What is needed is a tool that compares mask layout and physical design intent

Physical Design Intent Checker

Error: LWN requires that Q13 and Q36 be within 2 um of each other but are spaced 10 um apart


Error: LWN specifies that node SENSE have less than 30 aF of capacitance but the capacitance load is 125 aF

Error: LWN specifies that node INSENSE is to be shielded but it is not

- A circuit schematic contains few clues of what function(s) the circuit performs
- There usually is no explanation why this particular topology is selected to perform this function (these functions)
- Sometimes this information may be in notebooks or documentation, but rarely in machine readable form

- A complete set of SPICE simulations with all the test conditions (test benches) yields some idea of the circuit operation
- An experienced design engineer can ascertain circuit operation from a schematic
- The is no "standard" way of specifying electrical design intent in a machine-readable form
- Perhaps what is needed is a textual language for describing electrical design intent

The uA 741 Operational Amplifier



Some uA 741 Specifications

- Voltage gain
- Current gain
- Bandwidth
- Slew rate
- Maximum output swing
- Maximum load current
- Power supply range

- Power Supply Rejection Ratio
- Noise Figure
- Distortion Figures
- Power dissipation
- Stability
- Input impedance
- Output impedance

A Real Design Intent Quagmire

How do you capture (in machine readable form) why David Fullagar chose this particular topology to implement the function(s) of the uA 741?

My answer: I have no idea!

- Clearly defines what outputs are important and what range of values they can have
- Circuit performance is specified at a higher level than the SPICE netlist
- The statistical variables for a variational analysis are clearly defined
- If design optimization is employed, the objective function is readily determined

- It will still be necessary to look at voltages and currents if the circuit performance does not meet the design intent
- It will still be necessary for the circuit designer to understand how the circuit works
- Design intent capture simply automates some of the more tedious parts of performing SPICE simulations


- Would aid cell library characterization
 - Would allow a tool to categorize a cell library and allow a designer to search the library electronically for a block that performs the needed function
 - Would reduce the number of blocks that are (re)designed from scratch
 - After all, how many different band-gap regulator circuits do we really need?

- The circuit description becomes self testing
 - SPICE would be able to test the circuit against all specifications to determine if the design passes or fails
 - If the technology changes, an entire library of blocks could be tested without human intervention

- Would provide behavioral model generation
 - Tools can be developed (have been developed?) that can created a behavioral model for the circuit block that can be used in a system-level simulation
 - This behavioral model creation would occur without human intervention, providing the software were capable of representing all of the design intent contained in the circuit description



Mixed Signal Product Perspective



5/27/94

STS 1

Conclusions

The traditional method of describing a circuit has two major limitations:

- It does not capture the physical design intent
- It fails to capture the electrical design intent that explains what function(s) the circuit is supposed to perform and why the particular topology was chosen

What is needed is a more comprehensive circuit description

Thank You!!!